A high-resolution process, voltage and temperature (PVT)-insensitive time-to-digital converter (TDC) is presented, based on a Vernier delay-line, in which the propagation delays in the upper and lower buffer chains are stabilised by two different delay-locked-loops (DLLs). The limitation on its resolution, imposed by DLL jitter and input range of time intervals, is analysed. Simulation results show that the proposed TDC achieves a resolution as high as 22.7 ps while consuming only 2.7 mW.
Introduction: High-resolution time-to-digital converters (TDCs) of appropriate types have found applications in many areas, including logic analysers [1] , particle lifetime detectors and large rangefinders [2] . Sub-gate time resolution can be achieved using a Vernier delayline (VDL), as shown in Fig. 1 . The propagation delay t d1 in the upper buffer chain is slightly larger than the propagation delay t d2 in the lower chain, and the resolution is the difference between the two delays. One of the main problems with the use of a VDL in a TDC is the effect of variations in process, voltage and temperature (PVT) on accuracy. Delay-locked-loops (DLLs) can be used to provide negative feedback [1] to compensate for PVT variation, but at the cost of a significant increase in power consumption. 
Fig. 1 Vernier delay line and timing diagram
We propose a novel TDC architecture, based on two DLLs and one VDL, which employs a two-level fractional-difference conversion scheme to reduce both area and power requirements. We also discuss the limitation on resolution imposed by DLL jitter and the input range of time intervals.
Fractional difference conversion TDC: In a DLL-stabilised VDL structure [1] a single DLL is used to stabilise the propagation delay of the upper buffer chain. The resolution of such a TDC with a reference clock frequency of Mf 0 can be formulated as:
where N is the number of stages in the VDL. Hwang et al. [2] proposed a TDC utilising dual-DLL architecture, in which one DLL contains N-stage delay buffers or the other contains (N + 1)-stage delay buffers. For the same reference clock Mf 0 , the enhanced resolution achieved in this way can be expressed as:
The resolution can be further enhanced by the two-level fractional difference conversion scheme that we propose, which is shown in Fig. 2 . The main components of this new circuit are a VDL and two DLLs. DLL1
and DLL2, of different number of stages and operating at fractional frequencies, generate bias voltage for the VDL. The single-stage delays of DLL1 and DLL2 are given by:
and the overall resolution of the TDC can then be expressed as:
By an appropriate choice of N 1 , N 2 , M 1 and M 2 , we can make the numerator in this equation equal to 1 and the expression then reduces to
To compare the performance of the proposed TDC with that of the prior published work [2] , we assume that both schemes have the same number of delay stages, so that 2N
where
fully, we can make a , 0.2. Thus, the resolution of this circuit is better than that of the dual-DLL circuit by a factor of at least 0.96 min (M 2 , M 1 ). However, the improvement in resolution and power efficiency that can be obtained using our scheme is limited by jitter in the DLLs. The RMS jitter of the DLL s DLL1,2 is given as follows:
where s jitter1,2 is the RMS jitter of a single delay stage [3] . 
Fig. 2 Time-to-digital converter with fractional-difference conversion scheme
In a VDL, the jitter increases with the length of the time interval to be measured t X . Since the jitter contributions of different stages are uncorrelated, the RMS value of the error at the nth stage of a VDL, s n , takes the form
where s jitter is the time jitter error of a single VDL stage [1] . It is reasonable to assume that t d1 and t d2 are independent of each other, so that:
Combining (7), (8) and (9), we can establish the relationship between DLL jitter and VDL error:
We also define the resolution margin of the TDC to be:
To ensure robust operation, we select a resolution that is larger than the peak-to-peak jitter, which is itself usually seven times the RMS jitter. This gives b . 6, which is a configuration guideline for our fractional-difference conversion TDCs. From (12) it is clear that the benefits of higher resolution delivered by larger values of N 1 , N 2 , M 1 and M 2 are obtained at the cost of smaller resolution margin.
Simulation results: To assess the proposed fractional difference conversion scheme, we simulated it in 0.35 mm CMOS technology with a 3.3 V supply. Substrate and supply noise are major limiters of performance in mixed-signal integrated circuits [4] . We modelled the substrate and supply noise using a switching model [5] . Clock frequencies of 125 and 83.3 MHz were selected for DLL1 and DLL2, respectively. There were 19 delay buffers in DLL1 and 13 in DLL2. Fig. 3 shows the simulated output and Table 1 summarises the performance of our TDC circuit. There is some discrepancy between the simulated and calculated results, which can be mainly attributed to two factors: imperfect phase match in the DLLs caused by the dynamic phase detector (PD) and imperfect matching of the load between the delay line of the VDL and the DLLs. Although the load elements in the VDL and the DLLs are identical, transistors in the FFs may have different gate voltages, resulting in mismatch in self-capacitance.
Conclusions:
We propose the use of a two-level fractional-difference conversion technique to reduce the area and power requirements of a high-resolution time-to-digital conversion. We also discuss the limitation on resolution imposed by DLL jitter and input range of time intervals. Simulation results show that our circuit has a resolution of 22.7 ps with a 19 ps single-shot accuracy. The low power consumption of our TDC makes it a competitor with other PVT-insensitive TDC circuits.
